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Firstly, the approach applied for modeling the MOS transistor
The performance of the circuit is analyzed in the ID-gm/ID in small signal operation and the amplifier building blocks is plane. The tool shows the existence of a inversion level that presented. A physical, compact MOS transistor model, provides an optimum in the power consumption for a given continuous from weak to strong inversion (ACM [5] ) was gain and frequency. Examples are presented showing how selected. As discussed later, a five intrinsic capacitances, quasicomparison of the performance of different technologies or static model was deemed sufficient for analyzing the circuits in evaluation of the effect of parasitic elements can be easily the desired regions and frequencies. done. The tool is applied to the design of a power amplifier
The basic amplifier structures considered are modeled by and a VCO at 910 MHz in 0.35,um CMOS technology. The qua si aspifis shown insi der to relesent tools estimations are checked against simulations using quadripoles, as it is shown in Fig. 1 given gain, square markers); thus if it is desired to work g o r k n g e l o w t h i l i m t a s o a s u r s gbat gd notoptimally for a chosen gain, the current ID and the gm/ID ratio Working below this limit also assures that iS not necessary to (and therefore the transistor width) are fixed. use the complete model of the nine intrinsic capacitances and transcapacitances of the device [6]. Another effect that can limit the performance of the transistor MOS at high frequency is the carrier velocity saturation; an 35t-------
effect that is noticeable in very strong inversion. But, as in this
work it is shown that it is possible and convenient to work in moderate inversion, in the following this effect is not i considered. In case of working in very strong inversion (gm/ID E 2 X - In this example, a one-stage amplifier with load capacitance CL Fig.3 also shows the quasi static boundary limit B for this and a feedback resistance RF is presented, as it is shown in technology (rhomboid markers), where, given a working Fig.2. frequency f0, the maximum gm/ID is fixed independent of ID. In A chip including this amplifier was fabricated. Unfortunately, a layout error was introduced during the final adjustments in the Figure 6 shows the tool user interface which is a fully These results confirm the operation of the preamplifier stages IV. IMPLEMENTATION (M1, M2 and M3 in Fig. 6 ) at 910MHz while biased in moderate inversion as calculated. New designs have been fabricated and will be tested soon.
Using the described methodology, the amplifier shown in Fig.7 has been designed. The final design parameters are: 
VI. DESIGN OF A -GM LC CROSS-COUPLED

VII-CONCLUSION
In this work it has been presented a flexible tool to help in the design of low power RF blocks. It has also been shown the existence of an optimum inversion level which gives the minimum power consumption for a given gain, or equivalently, the maximum gain for a given consumption. This optimum inversion level appears in different types of amplifiers and in varied technologies. Finally it has been shown the feasibility of working, with 0.35Rm technologies at 910MHz, in moderate
